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We have performed numerical modeling of dual-gate ballistic n-MOSFET’s with channel length
of the order of 10 nm, including the effects of quantum tunneling along the channel and through the
gate oxide. Our analysis includes a self-consistent solution of the full (two-dimensional) electrostatic
problem, with account of electric field penetration into the heavily-doped electrodes. The results
show that transistors with channel length as small as 8 nm can exhibit either a transconductance up
to 4,000 mS/mm or gate modulation of current by more than 8 orders of magnitude, depending on
the gate oxide thickness. These characteristics make the devices satisfactory for logic and memory
applications, respectively, though their gate threshold voltage is rather sensitive to nanometer-scale
variations in the channel length.
I. INTRODUCTION
For almost half a century, the number of silicon MOS-
FET’s on a single commercial chip has approximately
doubled every eighteen months. There is little doubt
that this exponential growth will continue throughout the
next decade, allowing for a minimum linear scale of 50 nm
at around 2010 [1]. At shorter lengths, significant tech-
nological problems arise. However, silicon MOSFET’s
with channel length approaching 30 nm have been stud-
ied widely in the past few years, both theoretically and
experimentally (for a review see Refs. [2,3]).
A further reduction of MOSFET’s linear size in bulk
production will inevitably require radical advances in
lithography and doping technologies, and possibly also
require a change in the basic transistor geometry. How-
ever, we are not aware of any fundamental limitation on
the performance of sub-30 nm scale MOSFET’s. In fact,
it was very recently shown [4] that a double-gate silicon-
on-oxide (SOI) transistor with a gate length of 18 nm
can exhibit an acceptable Ion/Ioff current ratio of about
eight orders of magnitude. In the present work we study
theoretically transistors with even shorter gates, of length
between 3 and 10 nm. We show that such devices (with
channel length as short as 8 nm) can exhibit performance
sufficient for both logic and memory applications.
Three fundamental differences exist between ordinary,
100-nm-scale MOSFET’s, and short, 10-nm-scale de-
vices. First, as the short channel transistors are of length
comparable to or smaller than the scattering mean free
path of electrons in the channel, electron transport in
them is essentially ballistic. This is in contrast to drift-
diffusion transport in long transistors. Second, at 10-
nm length scales, quantum mechanical tunneling can be
significant, and as will be shown below, may actually
dominate at some parameter range. Lastly, as the short
transistors are of length comparable to the electrostatic
screening length of electrons, one dimensional approx-
imations are not sufficient to describe the electrostatic
potential in the system, and a full, two-dimensional so-
lution of the Poisson equation is required. Moreover, in
contrast to long devices, we will show that finite pene-
tration of electric field into the source, drain, and gate
electrodes can crucially affect the source-drain current in
the short-channel MOSFET’s, and cannot be neglected.
Previous works attempting to model short-channel
MOSFET’s usually took into account the ballistic na-
ture of electron transport, but relied on one-dimensional
approximations, and neglected electron tunneling and fi-
nite fields in the electrodes. Natori [5] was the first to
employ this approach. He calculated the I-V charac-
teristics of both single-gate and dual-gate MOSFET’s,
and showed that, within this simplistic approach, the
current exhibits a strong saturation due to the exhaus-
tion of all source electrons by large source-drain voltage.
Within the same approximations, Lundstrom [6] arrived
at a phenomenological equation which allows for a treat-
ment of finite backscattering of electrons. This approach
was extended very recently [7], and the on-current, and
in particular the effects of higher subbands on the cur-
rent, were studied. However, short-channel effects such
as drain-induced barrier lowering (DIBL) cannot be de-
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scribed within this one-dimensional approximation, and
therefore the authors of Ref. [7] limited themselves to
devices of the order of 100 nm. A previous study by
Pikus and Likharev of short-channel ballistic MOSFET’s
[8] also relied on a one-dimensional approximation of the
electrostatics in the system, and neglected quantum tun-
neling and backscattering. Thus, the results of that work
(mainly, that a 5-nm gate-length transistor may perform
sufficiently well) could be questioned. Finally, Wong
et. al. [9] studied ballistic MOSFET’s with a somewhat
longer minimal channel length of around 15 nm. They
concentrated on two-dimensional short channel effects,
but studied only the closed state (so only the Laplace
equation had to be solved). At these length scales ne-
glect of tunneling is justified.
The aim of the present work was to model the trans-
port in ultrashort silicon MOSFET’s, with channel length
of around 10 nanometers. Our modeling uses as few sim-
plifying assumptions as possible, the main one being the
neglect of backscattering, an assumption which is justi-
fied by existing mobility data, and by our choice of tran-
sistor geometry – see the next section. We take full ac-
count of the ballistic nature of transport in the transistor
and of quantum mechanical tunneling. We solve the full,
two-dimensional, Poisson equation not only in the chan-
nel, but also in all electrodes, thus allowing for charging
effects inside the source, drain, and gates. We study both
the on and off states.
II. MODEL
The geometry of the transistor under consideration in
this paper is shown schematically in Fig. 1(a). As appears
to be the consensus on the optimal general design for ul-
trasmall MOSFET’s [2–4], we study here a double-gate
SOI structure. A thin silicon channel of length L, width
W , and thickness t ≪ W connects two bulk source and
drain polysilicon electrodes. The electrodes are heavily
doped to a donor density ND, while the silicon layer is
undoped. Both the electrodes and the channel are sep-
arated from two polysilicon gate electrodes, doped to a
density NG, by silicon oxide layers of identical thickness
tox. Source-drain voltage V = ED−ES and gate voltage
Vg = EG −ES are determined from the Fermi levels ES ,
ED, and EG in the source, drain, and gate electrodes,
respectively. A typical energy profile Φ(x) in the center
of the silicon layer is shown in Fig. 1(b). Φ0 denotes the
peak of the potential energy in the channel.
Motion in the thin silicon channel is affected by lateral
quantum confinement. In this work we consider only the
case where the channel is so thin that ES , ED, and tem-
perature T are well below the second subband energy, so
only the first subband participates in transport. This as-
sumption leads to an important aspect of our model: due
to the mismatch in phase space between the strictly 2D
channel and the bulk, 3D source and drain electrodes, an
electron impinging from the channel on one of the elec-
trodes would be absorbed by that electrode, i.e., would
have only a negligible probability of backscattering (from
source/drain impurities or phonons) into the channel [10].
If the scattering mean free path in the electrodes is larger
than t then, due to the mismatch also in real space, the al-
ready negligible backscattering probability becomes even
smaller.
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FIG. 1. (a) The model of dual-gate MOSFET used in this
work. (b) General scheme of transport in ballistic transistors.
Thus, in our geometry, the usual transport model of
ballistic transistors [5] holds to a very good approxima-
tion. Within this model electron distribution inside the
source and drain electrodes is the equilibrium distribu-
tion at the lattice temperature T . Source electrons im-
pinging on the channel are absorbed by it, and then travel
ballistically inside the channel. However, only electrons
with energy higher than Φ0 are certain to arrive at (and
be absorbed by) the drain electrode [8]. Electrons with
lower energy are transmitted through the potential bar-
rier with the quantum mechanical tunneling probability
Θ < 1, and reflected from it with probability 1−Θ. The
reflected electrons travel back ballistically towards the
source electrode, where they are absorbed [see Fig. 1(b)].
A similar (but opposite) process describes the drain elec-
trons.
All electrons in the channel and in the electrodes, as
well as the ionized donors in the electrodes, contribute
2
to the local electrostatic potential. The self consistent
solution of this Poisson-transport problem is at the heart
of our calculations [11]. Once the local potential and
electron density are known for any given set of V and
Vg, the source-drain current I can be calculated as the
difference between the source-to-drain current and the
drain-to-source current [5,6,8]. The gate current due to
oxide leakage can also be calculated within the regular
tunneling approach.
III. THEORY
The formulation of the theory describing the above
model is similar to previous works by Natori [5], Lund-
strom and co-workers [6,7], and especially by Pikus and
Likharev [8]. The two main differences in the theory
between this and the previous works are that there is
no attempt here to reduce the full Poisson equation to
a one-dimensional approximation, and the source-drain
tunneling current is now taken into account. Also, in
the present work the quantization energy E1 needs to be
taken explicitly into account because it is present only in
the channel.
The basic equation to be solved in the channel, the ox-
ide layers, and the source, drain, and gate electrodes is
the Poisson equation for Φ(x, z), where x, z are the di-
rections along and perpendicular to the channel length,
respectively (see Fig. 1):
∇2Φ(x, z) = 4π
ǫ(x, z)
ρ(x, z). (1)
Here ǫ(x, z) is the local dielectric constant and ρ(x, z)
the local three dimensional charge density. The bound-
ary conditions for Eq. (1) at x, z → ±∞ are given in
terms of the applied voltages V , Vg which determine the
difference between the Fermi levels ES , ED, and EG (The
boundary conditions are taken at distances much larger
than the screening length in the electrodes, where charge
neutrality allows for a unique determination of the lo-
cal potential from the known values of the local Fermi
energies and donor densities).
The charge density in the structure is given by
ρ(x, z) =


− 2q
t
cos2
(
pi
t
z
)
n2 [Φ(x, z)] [(x, z) ∈ C]
qND,G − 3(2m¯)
3/2q
pi2h¯3
∫∞
Φ(x,z)
[E−Φ(x,z)]1/2
exp
(
E−EF
T
)
+1
dE [(x, z) ∈ E ]
0 otherwise,
(2)
Where C, E denote the channel and electrode (source,
drain, and gate) regions, respectively, EF is the Fermi
level in the corresponding electrode, m¯ is the three-
dimensional density-of-states effective mass, and q = |q|
is the electron charge. The two-dimensional electron den-
sity n2 is the sum of all partial densities of electrons at en-
ergy Ex = Φ(x, z) +m1[vx(x, z)]
2/2, with v the electron
velocity and m1 the mass of the electron in the direction
of the current [which, due to quantization (and assuming
100 orientation), is the light electron mass]. Counting
the transmitted and reflected electrons, both from the
source and the drain electrons, n2 is given by [5,8]:
n±2 [Ex,Φ(x)] = −
J±(Ex)
qv [Ex,Φ(x)]
, (3)
with J±(Ex) the partial current density in each direc-
tion. J±(Ex) is uniform throughout the length of the
structure and can be calculated by using the equilibrium
distribution in the source and drain electrodes. In Eq. (2)
n2 is multiplied by the cosine quantum factor in order to
obtain the 3D density in the channel. In the electrodes,
Eq. (2) uses the equilibrium Fermi-Dirac density of elec-
trons, while in the oxide ρ is taken to be zero.
Once equations (1) and (2) are solved simultaneously,
the source-drain current can be calculated as the sum
over all partial currents, each multiplied by the energy-
dependent quantum transmission probability through the
potential in the channel:
J =
q
π2h¯
∫ ∞
−∞
dky
∫ ∞
0
dExΘ(Ex) [f0(E)− f0(E + V )] ,
(4)
where f0 is the Fermi function,
E = E1 + Ex +
h¯2k2y
2m1
, (5)
and the transmission probability is given by the WKB
result
Θ(Ex) =


exp
{
−2 ∫ x2
x1
√
2m1[Φ(x)+E1−Ex]
h¯
dx
}
Ex < Φ0 + E1,
1 otherwise,
(6)
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with x1,2 the classical turning points.
We solve Eqs. (1) and (2) using a Poisson solver de-
signed specifically for this problem. As we will see, for
short devices screening in the electrodes may have a
strong effect on the performance of the device. Our solver
therefore treats the electrodes (source, drain, and gates)
on an equal footing with the channel. This requires that
we use a very small mesh size, of the order of 0.1 nm.
Nonetheless, our program (which uses the conjugate gra-
dient method [12] as its basic algorithm) works rather
efficiently even with such a dense mesh. For 10-nm-scale
devices, it takes a low-end workstation CPU run time of
only about 3 seconds for a single iteration and less than 1
minute for the full calculation at a single parameter set.
Examples of the results of these calculations are shown
in Fig. 2, where the potential energy Φ is plotted as a
function of x and z for typical cases of off and on states
at a finite source-drain voltage. [only z < 0 is shown,
as Φ(x, z) = Φ(x,−z) due to the symmetry of our geom-
etry]. The two-dimensional short channel effects (here
L = 10 nm) clearly manifest themselves in this figure:
first, it is seen that in the off state [Fig. 2(a)] Φ0 as-
sumes a value significantly smaller than −qVg. Second,
in the on state [Fig. 2(b)] Φ0 vanishes, and there is no
longer a potential barrier in the channel. The latter ef-
fect accounts for the saturation of the current described
in Refs. [5,6]. Fig. 2(c) shows the charge distribution at
z = 0 for the same gate voltages as in panels (a,b).
IV. RESULTS
In this paper we present results for silicon n-
MOSFET’s with what we consider to be the optimal
donor density and channel thickness (see the next sec-
tion for a discussion) of ND = 3 × 1020 cm−3 and t = 2
nm. For these parameters, E1 = 96 meV, while EF = 150
meV. We study two different oxide thicknesses: the ’thin-
oxide’ device (tox = 1.5 nm) will be shown to be suitable
for logic applications (for which small gate leakage is tol-
erable), while the ’thick-oxide’ transistor (tox = 2.5 nm)
will be suitable for memory applications, in which it is
necessary to have many orders of magnitude control of
the subthreshold current, while voltage gain is of minor
importance. We present all results for both ’short’ (L = 8
nm) and ’long’ (L = 12 nm) devices.
Figure 3 shows I−V characteristics of the ’thin-oxide’
device for ten different values of gate voltage. The curves
show a well-expressed current saturation even at L = 8
nm, while at L = 12 nm the saturation is almost flat.
In these ultrasmall devices the saturation shows up only
when the electron potential energy maximum in the chan-
nel is suppressed by positive gate voltage, and is due to
the exhaustion of source electrons [5,6]. However, an ef-
fect which wasn’t taken into account in the earlier works
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FIG. 2. Electric potential distribution in the lower half of
the transistor for (a) typical negative gate voltage (Vg = −0.3
V) and (b) typical positive gate voltage (Vg = 0.2 V). (c)
Charge density distributions in the center of the channel for
Vg = −0.3 V (solid line) and Vg = 0.2 V (dashed line). In all
three panels L = 10 nm, tox = 2.5 nm, and V = 0.3 V.
is the finite screening in the source and drain electrodes.
As the screening length in the electrodes becomes com-
parable to the channel length, the voltage no longer falls
only on the channel. This leads to a significant decrease
of the potential energy at the source-channel interface
with increasing source-drain voltage. Thus, the quanti-
zation energy E1 (relative to the source Fermi energyES)
is lowered with increasing V , an effect which accounts for
the increase of current with V (Fig. 3) even in the ’totally
saturated’ regime.
Figure 4 shows the same characteristics as Fig. 3, but
for the ’thick-oxide’ transistor. The characteristics now
4
are much more linear, and saturation practically vanishes
in the 8-nm length device.
0
2
4
6
8
10
12
14
16
18
20
0 0.1 0.2 0.3 0.4 0.5
Cu
rre
nt
 D
en
sit
y 
(A
/cm
)
V (Volts)
(a)
Vg = 272 mV 230
191
155
120
86
52
17
-24
-76
0 0.1 0.2 0.3 0.4 0.5
V (Volts)
(b)
Vg = 241 mV 192
147
103
62
22
-19
-63
-114
-181
FIG. 3. Source-drain I − V curves of transistors with (a)
L = 12 nm and (b) L = 8 nm, for 10 values of gate voltage.
Oxide thickness is tox = 1.5 nm.
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FIG. 4. Same as in Fig. 3, but for tox = 2.5 nm.
Sub-threshold curves of the ’thick-oxide’ transistors are
presented in Fig. 5 for ten different source-drain voltages.
For the 12-nm device the curves have a nearly perfect log
slope (indicated by the dashed line) and very small DIBL
effect. However, the slope rapidly goes down and DIBL
up as the length decreases below 10 nm. This loss is espe-
cially rapid at small currents (big negative gate voltages)
due to electron tunneling under the narrower ”bump” in
the electric potential profile. Figure 6 shows the tunnel-
ing and thermal currents for the same parameters as in
Fig. 5 separately (the sum of these two components gives
the current presented by the upper curves of Fig. 5). It
is clear from the figure that the tunneling current domi-
nates the subthreshold current at small L (∼ 8 nm) and
large negative Vg. In fact, the tunneling clearly affects
not only the magnitude of the current in the off state,
but also the qualitative shape of the subthreshold curve,
which is no longer exponential – see Fig. 5(b).
Also shown in Fig. 5 are the oxide-leakage current and
the current due to intrinsic carriers (both are evaluated
within a simple model and should be taken only as an
order of magnitude estimate). Due to the large effective
gap implied by the quantum confinement of electrons and
holes, the latter is very small compared to the former, so
gate-oxide leakage becomes the main limiting mechanism
on the subthreshold performance. Another deteriorating
effect, Zener tunneling of holes from the drain electrode
into the channel, appears only at negative gate voltages
much larger than the ones we consider here (where the
oxide leakage current is already prohibitive).
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FIG. 5. Subthreshold curves for transistors with (a) L = 12
nm and (b) L = 8 nm for 10 values of source-drain voltage
between V = 0.03 V and V = 0.3 V. Almost-vertical dashed
lines denote the 60-mV-per-decade slope of an ideal transis-
tor. Horizontal dashed lines represent the limit below which
intrinsic carriers are not negligible. Dot-dashed lines show the
current due to tunneling through the gate oxide.
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FIG. 6. Thermal (solid lines) and tunneling (dashed lines)
currents as function of gate voltage at (a) L = 12 nm and (b)
L = 8 nm. Here V = 0.3 V. All other parameters are as in
Fig. 5.
Figure 7 shows subthreshold curves for the ’thin-oxide’
device. The slopes of the curves in this case are almost
ideal even for the short-channel device [Fig. 7(b)]. How-
ever, the large oxide leakage means that the Ion/Ioff
ratio is reduced to 10−6.
In addition to the Ion/Ioff ratio, there exist at least
three other figures of merit which characterize the sub-
threshold curves. First is the subthreshold slope roll-
off S − Sid, with Sid = 60 mV/decade the ideal room-
temperature slope. This roll-off is plotted in Fig. 8(a) as
a function of L, for three values of tox.
Second is the threshold voltage roll-off VT −V∞T where
VT is defined here as the gate voltage at which J =
5
2 × 10−4 A/cm and V∞T is the threshold voltage at
L → ∞. In our geometry, V∞T = 313 mV. The VT roll-
off is shown in Fig. 8(b) as a function of L for the same
values of tox as in Fig. 8(a).
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Lastly, the finite value of voltage gain, defined as
GV = (dV/dVg)I=const, (in contrast to the “ideal” value
of infinity) can be used to characterize both DIBL at the
subthreshold state and imperfect saturation at the open
state. Voltage gain as a function of gate voltage for both
the ’thin-oxide’ and ’thick-oxide’ devices, and for various
L’s, is shown in Fig. 9. In order to evaluate the results
here, one should remember that the usual CMOS design
tools imply GV ≫ 1, while devices with GV < 1 cannot
sustain logic circuits.
In order to show the effect of channel thickness on the
results, we reproduce in Fig. 10 the plots of Fig. 9 at
.
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FIG. 10. Same as in Fig. 9, but for various channel thick-
nesses. (a) tox = 2.5 nm. (b) tox = 1.5 nm.
L = 8 nm and L = 12 nm, and include also the cases
of t = 2.5 nm and t = 3 nm. At t = 2.5 nm our model
is still strictly valid. For the sake of understanding the
thickness-dependence of the performance of the device,
we also present results for t = 3 nm, at which E2 = 170
meV is higher than ES by only 20 meV. At this and
larger values of t, the second quantized level becomes too
close to the source Fermi energy, so transport through
the second subband (possible at finite bias via tunneling
of source electrons into the second subband inside the
6
channel) may not be negligible.
V. DISCUSSION AND CONCLUSIONS
The main conclusion which can be drawn from our
results is that ballistic, dual-gate transistors with chan-
nels as short as 8 nm still seem suitable for digital ap-
plications, with proper choice of the gate oxide thick-
ness. In fact, devices with a relatively thick oxide allow
a very high Ion/Ioff ratio, above 8 orders of magnitude
[Fig. 5(b)], making them suitable for memory applica-
tions including both DRAM and NOVORAM [13]. In
contrast, transistors with thinner gate oxides (say, 1.5
nm) have a gate oxide leakage too high for memory appli-
cations [Fig. 7(b)], but their transconductance of about
4000 mS/mm [Fig. 3(b)] and voltage gain of around 5
over a wide range of gate voltages [Fig. 9(b)] are suffi-
cient for logic circuits. The performance of the devices,
both for logic and memory applications, improves dra-
matically when going from L = 8 nm to L = 12 nm
[Figs. 3(a),5(a),9(b)]. The results presented here are
compatible with the results of Ref. [8] (when comparing
gate lengths), Ref. [9] (in which MOSFET’s with larger t
have been studied), and Ref. [7] (in which the open-state
current in longer devices has been calculated within a
simplified 1D model.)
At least in the geometry which we study here, a chan-
nel length of 8 nm seems to be very close to the lower limit
of still-feasible MOSFET’s. Most importantly, the maxi-
mal voltage gain drops to 2 already at 6 nm even for the
’thin-oxide’ device [Fig. 9(b)], a fact which renders it use-
less for logic applications. As for memory applications,
they are basically limited by the minimal thickness of
the gate insulator. As long as the insulator used is SiO2,
tox cannot be significantly thinner than 2.5 nm, which
is the thinnest layer which still gives an eight-orders-of-
magnitude control over the current [Fig. 5(b)]. This im-
plies a strict limit of 5 nm on the channel length. How-
ever, a working device of L = 6 nm is hard to imagine,
because even if a gate length of 1 nm becomes plausible,
the extrapolation of the upper curve of Fig. 8(a) implies
an extremely large gate voltage swing of around 5 V.
Decreasing the channel thickness t would have a desir-
able effect on the electrostatics of both thick- and thin-
oxide devices. However, it seems that the overall effect
of reducing t below 2 nm would be deteriorating. First,
in layers of such small thickness, the mobility of elec-
trons is expected to decrease sharply with decreasing t
[2,14,15]. In fact, recent simulations [15] predicted the
electron mobility µ in SOI MOSFET’s to be around 350
cm2/Vs at an effective electric field of 6 × 105 V/cm.
This electric field corresponds to a confinement potential
with a first quantized level of width t′ = 2 nm. µ = 350
cm2/Vs implies a scattering length l ≈ 20 nm, which is
consistent with our ballistic model at L < 15 nm (it is
also consistent with the measurements of Ref. [4] which
find mobilities of the order of 200 cm2/Vs in MOSFET’s
with t′ ≈ 1.5 nm). However, at t ≈ t′ ≪ 2 nm, mobility
is expected to becomes much smaller than these values,
implying a scattering length smaller than L, which is in-
consistent with our model, and which would deteriorate
the device due to strong backscattering.
It is worth emphasizing that for short devices (L ≈ 8
nm), tunneling current is large, and in fact may domi-
nate over the thermal current [Fig. 6(b)]. In this sense,
one can classify the short-channel devices studied here
as “tunneling transistors”. The tunneling effect indeed
changes the overall shape of the current characteristics
[e.g., the subthreshold curve is no longer exponential,
see Fig. 5(b)], but even in the strong-tunneling regime
the transistor is still responsive to gate voltage, enough
to allow practical current-control.
One important drawback of the devices studied here
is the small (or even negative) threshold voltage VT (see
Figs. 5,7). The main cause of this effect (in addition to
the regular short-channel effects [2,16] which reduce VT
due to two-dimensional charge redistribution in the gate)
is the undoped channel. This leads to an accumulation
of electrons in the channel starting at small negative gate
voltage (in contrast to regular n-channel MOSFET’s with
p-type substrate in which electron accumulation in the
channel is possible only after the substantial depletion of
holes by positive gate voltage.)
Two different approaches may be utilized to solve this
problem (which is of importance mainly to logic appli-
cations). One approach is to allow a finite number of
acceptor dopants in the channel. This would have an
effect similar to the p-substrate in regular MOSFET’s,
since the gate voltage would first have to deplete the ac-
cess holes before allowing for accumulation of electrons.
A crude estimate of this effect can be obtained by using
the planar capacitance model by which the change in VT
is given by
∆VT =
4πqNatox
ǫox
, (7)
with Na the sheet density of acceptors, ǫox the dielec-
tric constant of SiO2, and 4πtox/ǫox the gate capacitance
(this approximation neglects any short-channel effects).
In order to achieve ∆VT = 0.4V (which would give ac-
cording to Fig. 7 VT ≈ 0.1V , which is sufficiently large
because of the small source-drain voltages in use), Na
should be approximately 6 × 1012 cm−2, which implies
l ≈ 4 nm. Such channel doping is unacceptable since the
relation l ∼ L implies strong fluctuations in device per-
formance due to dopant fluctuations [17]. Thus, it seems
that a more realistic approach to manipulating VT would
be to use a specific metal with necessary workfunction as
a gate material.
The practical implementation of the remarkable MOS-
FET scaling opportunities presented here requires several
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technological problems to be solved. First of all, the fab-
rication of dual-gate transistors requires rather advanced
techniques - see, e.g. Ref. [18]. Second, the gate volt-
age threshold VT of nanoscale transistors is rather sen-
sitive to nanometer fluctuations of the channel length -
see Fig. 8(b). Notice, however, that the relative sensitiv-
ity of VT [which may be adequately characterized by the
log-log plot slope (L/VT ) × dVT /dL] decreases at small
L. This fact gives hope that with appropriate transis-
tor geometry (for example, vertical structures where L
is defined by layer thickness rather than by patterning -
see, e.g., Ref. [19] ) the channel length fluctuations will
eventually be made small enough for appreciable VLSI
circuit yields.
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